Abstract-Field Programmable Gate Arrays (FPGA) are used in many fields of research, e.g. to create prototypes of hardware or in applications where hardware functionality has to be changed more frequently. Boolean circuits, which can be implemented by FPGAs are the compiled result of hardware description languages such as Verilog or VHDL. Odin II is a tool, which supports developers in the research of FPGA based applications and FPGA architecture exploration by providing a framework for compilation and verification. In combination with the tools ABC, T-VPACK and VPR, Odin II is part of a CAD flow, which compiles Verilog source code that targets specific hardware resources. This paper describes the development of a graphical user interface as part of Odin II. The goal is to visualize the results of these tools in order to explore the changing structure during the compilation and optimization processes, which can be helpful to research new FPGA architectures and improve the work flow.
I. INTRODUCTION
Field Programmable Gate Arrays (FPGA) are needed in fields where requirements often change and therefore adjustment in the circuits is needed. FPGAs can be changed at any point in the field and are very useful in hardware prototyping. The possibility to test, debug and evaluate hardware before investing vast resources is very useful.
Hardware description languages such as Verilog HDL [1] were developed to describe hardware structures. FPGA devices need to be described more in detail as they offer more functionality than ASIC devices. A netlist is generated by a compiler and used to represent the structure of a circuit on an FPGA device. These netlists can also be used to evaluate a given FPGA architecture.
Finding errors and locating them is a difficulty which has to be faced in the evaluation and development process of FPGA architecture research. Though benchmarks and compilers can provide some information, which is needed in this process, the main complexity still has to be done by hand. For this task, simulations of the netlist on a virtual FPGA device and visual exploration tools are used.
Odin II is a tool which supports developers in the research of FPGA Computer Aided Design (CAD) tools and FPGA architecture exploration by providing a framework for compilation and verification. In combination with the tools ABC, T-VPACK and VPR, Odin II is part of the CAD flow, which compiles Verilog source code that targets specific hardware resources.
This paper describes the development of a graphical user interface (GUI) for the CAD flow, which visualizes netlists that are initially produced in the workflow by Odin II. The visualization aims to improve the productivity of development, support the evaluation process, improve the workflow and to help the research of new FPGA architectures.
The paper is divided into five sections. Section II introduces the fields of FPGA research and GUI development to provide an idea of basic structures and current developments in the fields. The tools which are related to Odin II, and the workflow it is part of, are presented in Section II. The basic design, the structure of the application and the use cases, which should be fulfilled by the application are defined in Section III. Section IV is an evaluation of the GUI and Section V discusses results and provides directions for future work.
II. BACKGROUND

A. FPGA
During the 1990s the development of hardware became more and more risky as the production of chips ranged from $20,000 to $200,000 [2] . Application Specific Integrated Circuits (ASICs) need a lot of time to be produced and factories to produce the circuits. The goal of the hardware industry was to reduce the costs of hardware prototypes. A solution for this problem was to use Field Programmable Gate Arrays, a technology which was introduced in 1986 by Xilinx Inc. [2] [3] .
There are two main advantages of FPGA technology for prototyping hardware. Prototypes can be produced in small quantities and no facility is required to begin production of a mask-programmed device which incurs a large overhead cost [2] . The second reason is that the programming process is finished within minutes and can be tested immediately [2] . As can be seen in Figure 1 the basic design of an FPGA [4] consists of logic units, interconnection resources and I/O-cells, which are arranged as a two dimensional array. There are many different architectures regarding placement of the logic blocks and possible interconnections. The FPGA design is always a trade off in complexity and flexibility of both the logic blocks and the interconnection resources [2] .
Logic units on an FPGA differ and can represent different levels of granularity. Predefined logic blocks are often embedded on FPGA devices. A more granular logic block is more effective in speed, but less flexible compared to a block with smaller granularity [5] . The size of FPGAs grows every year and in 2012 it contained approximately 950,000 equivalent logic elements and around 1,400,000 registers [6] . This leads to different problems such as the choice of architecture of such a device, as well as the programming and understanding of processes that happen on such a device.
Programming of an FPGA considers different aspects which influence the location of different logic blocks and routing paths. Benchmark circuit implementations are used to measure area consumption, speed and power consumption. This is a practical approach, which is mostly used for logic block architecture purposes. It can also be done theoretically, but that is more useful and common in researching routing architectures [4] .
B. CAD workflow
Developers create FPGA applications using hardware description languages such as Verilog HDL [1] . This hardware description is used to create an optimized (in the best case) digital circuit for a specific FPGA architecture. The goal of the CAD flow is to combine different tools in order to perform the basic steps ( Figure 2 ):
The Front end synthesis and compiling is done using Odin II, which is introduced in Section II-C. Optimization and sub procedure mapping is part of the ABC tool, which can optimize/map/retime industrial gate-level designs for optimal delay and heuristically minimized area [7] . Placing and routing on the FPGA device is performed by the VPR 6.0 toolset. The structure and basic functionality of VPR 6.0 is part of Section II-E Fig. 2 . A VPR5.0 CAD flow [8] C. Odin II Odin II was introduced in [8] . It is a framework for Verilog Hardware Description Language (HDL) synthesis, which is an improved version of Odin [9] . The main function of Odin II is the front-end conversion of a HDL design into a netlist of basic gates and more complex logic functions [9] .
In order to convert a Verilog design to the according netlist, Odin II performs several steps as shown in Figure 3 . Two inputs are needed during the procedure. The first is the Verilog design, which is parsed to create an abstract syntax tree [8] . The second is the FPGA architecture description. As the architecture is changed, the infrastructure of the design is changed, which allows one to apply changes very easily [8] . In comparison to other CAD flows, the internal data structure of Odin II is not focused on saving memory but on speeding up possible changes. This means in particular, that wires are stored as objects and not embedded in the rest of the infrastructure. This allows easily changing interconnections without unnecessary changing of many lines in the netlist.
The grey highlighted section in Figure 3 shows the partial mapping step of Odin II, which needs the second input file. This FPGA description file contains for example the structure of basic logic blocks, their interconnections and other resources. An example is an 8x8 multiplier [8] . The tool has to find the multiplication operations in the circuit description and to map them onto the 8x8 multiplier resources. This task is even more challenging when there are a restricted number of hard circuits available on the target FPGA [8] . 
D. Odin II Simulator
Simulation in Odin II was created to verify the functional correctness of the produced netlists [10] [11] . Also the verification of future work on the entire tool flow is computed using the simulator in Odin II.
The simulation algorithm traverses through the netlist starting at the topmost nodes which are the inputs and the constant nodes. The input values for each cycle are taken either from a predefined file or generated randomly. Using the input values the subsequent nodes are enqueued and computed if all parent nodes are ready. This procedure iterates through the whole netlist until all nodes are processed.
After the queue is empty and there are no more nodes to compute, the simulator writes the values of the netlist output nodes to an output vector file. This procedure is repeated until the desired number of input and output vectors is created. The combination of input and output vectors can be used to verify the correctness of the circuit [10] [11] .
E. VPR6.0
VPR [12] is a toolset, which was developed at the University of Toronto in the late 1990s and is widely used to perform FPGA architecture and CAD research [13] . The main purpose of VPR is to place logic structures on FPGA devices and to perform an optimized routing based on experimental results.
As major development on the VPR toolset stopped in the year 2000, different developers changed and modified VPR for their purposes. Those results are mostly not available as they have not been contributed to the project [13] . VPR 6.0 includes the following key features:
• Single Driver Routing Architectures
• Heterogeneous Logic Blocks • Optimized Circuit Design in released Architecture Files • Robustness Each of these features lead to different enhancements in the toolset, which also result in better benchmark performance. VPR 6.0 is used in combination with other tools as described in Section II-B. In Figure 4 the position of VPR in the CAD flow is shown once more and the tasks, which have to be accomplished are demonstrated. After tools such as ABC or T-VPack have completed the mapping process, the BLIF structure file is passed over to VPR, which performs the placement and routing tasks. The placement and routing processes on the device are influenced by the critical path delay, which is used to measure the quality of an implementation circuit [13] . Each architecture, which is created during the computation process is tested by the Timing Analyzer in order to find the best solution. The placement algorithm is very computationally intensive, as it has to fulfill many different constraints.
III. DESIGN
The file structure, which is used to create a representation of the boolean circuit, is the Berkeley Logic Interchange Format (BLIF) [14] . The file structure is utilized for passing results between Odin II, VPR 6.0 and ABC. BLIF describes modules and logic blocks, their inputs, outputs, interconnections and functionalities.
The circuit visualizer is created to find information, which is stored in the BLIF file, to create objects according to it and visualize them on the screen. The useful information includes the modules, their inputs, the name of the output and the interconnections between them. The user should be able to recognize those on the screen represented by nodes of a connected graph. This paper describes the implementation and design which was needed to create the basic structure of the software -its classes, factory classes and communication process. Another aspect is to create the graphical user interface as intuitive as possible to offer a front end for the CAD workflow, which allows the user to become familiar with the results quickly and easily. The visualizer provides a tool, which supports the understanding of processes and can be used for debugging purposes.
A. Use Cases
The evaluation of the project follows a systematic evaluation of use cases. These use cases are defined to be able to show which functionalities the software provides and which are not available at this time.
The list of use cases is structured in two main regions: GUI usability, which describes the functions, menus and functionalities of the graphical user interface. The main task of those use cases is to make sure, that the software is as user friendly as possible and can provide the needed functions intuitively. Visualization functionality describes use cases, which describe the usage of the background functions of the GUI. This includes the file handling, the visualization of modules, connections etc.
• GUI usability -Open a BLIF file per button.
-Open a BLIF file in context menu.
-Rearrange menus as needed.
-Mark visualized modules.
-Mark interconnections between modules.
-Highlight modules or connections.
-Rearrange modules using the mouse.
-Zoom in/out of the graph.
-Close the application properly.
-Interconnections can be added and deleted.
-Text can be added in the graph.
-Items can be added to the graph.
-Items can be deleted from the graph.
-A new graph can be opened after another one was explored.
• Visualization functionality -Class structure can be extended by new module types and shapes.
-Modules arranged without overlapping.
-Reading in a description file has to be performed in a reasonable time.
B. Basic Design
The application consists of two main modules. The first one includes the GUI, the visualization graphic with all modules and functionalities. This module embeds the functionality of the actual computation part of the application.
As shown in Figure 6 , each of the modules include functionalities. The Odin II interface is responsible for the communication with Odin II. Its main purpose is to advise Odin II which file to process in order to generate the netlist which will later be visualized. An Object-Container is the storage of each module and each interconnection found in the netlist. Communication between the visual part of the software and the functional part of the objects is accomplished between the Visualization Adviser and the Module Creator. Modules are placed in the graph according to their interconnections in the Module Arranger and drawn on the GUI Graphics Module, which is part of the Visualizer. This basic structure is the idea of the final application. 
C. Visual Simulation
To visualize the simulation of a circuit, we run the Odin II simulator on the netlist and store values in the nodes. The visualization includes the precompiled files of Odin II including the simulator. This structure offers the possibility to use global functions provided by the simulator. Results are accessed using the Odin II netlist structure which is stored in the memory. Each object in the visualization has a reference to the corresponding node in the Odin II netlist.
The simulation is called using the globally visible method simulate_netlist(verliog_netlist). A simulation of multiple cycles is defined in the Makefile of Odin II and is 16 per default. The visualization software copies those 16 cycles after the computation for visualization. If a cycle number is requested which is above the number of the last computed cycle so far, another wave is computed by the simulator and the values are added to the array. This allows the user to see the simulation result very quickly even for very big circuits as only 16 cycles are computed and additional cycles only in case they are required.
The simulation function is provided to the user in the graphical user interface in a separate area. At the current state of the application the user has three functions: run simulation, next simulation step, previous simulation step. The graphical interface which shows a circuit being simulated and the user simulation controls is shown in Figure 7 . The example shows a very small circuit with only nine nodes. 
D. Extending the BLIF Explorer
During the project, developers were able to work with the software and give feedback in the form of functions which would be helpful during the exploration process. A wish for better navigation in bigger circuits and a better visual overview of the modules and its placement in the circuit was requested.
New functions were implemented in order to improve and speed up the visualization process. A search function, which allows to find specific nodes and to explore their connections, was added. The main menu and the context menu which is shown if the user performs a right mouse click on the visualization offers to find nodes.
In order to perform a search, an interaction menu requests the user to enter the name or part of the name of the node. The algorithm iterates through the node hash table and the resulting nodes containing the string are highlighted. In addition, the number of nodes highlighted is presented to the user. In a big circuit the search results can be seen in low zoom levels and zoomed in to inspect the specific nodes.
Another request was to view specific nodes, their connections and neighbors. The right mouse click context menu of the nodes was extended. If a node is highlighted, the LogicUnit and its connections are painted red. The layer of those nodes is set to a high value which shows the connection wires above nodes, which are crossed. This allows developers to see and follow all connections a node has and the neighbor structure can be explored. The highlighting is persistent during a possible simulation process. If the value of the connection is currently not defined, only the green value is changed and the connection is shown in yellow until it is high or low. which changes the connection color back to red.
In addition nine new shape types were included into the visualization which allow recognition of clock, latch, logical AND, logical NAND, logical OR, logical NOR, logical XOR, logical XNOR and logical NOT nodes. Also the shape of a standard node without a specific shape was changed to show a more recognizable difference to latch nodes.
IV. EVALUATION
This section covers the tests of the graphical user interface for execution performance and human-computer interaction according to the use cases which were introduced during the planning phase in Section III-A. All of them are evaluated regarding the implementation and how well they meet the requirements.
A. Visualization Performance
The BLIF files which were used to measure the execution time are part of the evaluation set of Odin II [15] . The machine, which was used during the evaluation had an Intel Core i7 processor and 4GB of RAM. The opening times that the application needs is divided into time which is needed i) to find and create all logic blocks and ii) to create all interconnections. Table I shows processing times which occur between the choice of the BLIF file and the appearance of the visual graph. A circuit with 23,757 nodes and 96,733 interconnections is processed in less than 30 seconds. The application is capable of handling very large circuits. The limiting factor is the RAM available on the machine. The RAM has to store the Odin II netlist as well as all visual objects. If a simulation is started also the number of cycles which was simulated so far influence the amount of memory required for the visualization.
The opening times in Table I appear to grow exponentially. This can be explained by the fact, that there are two factors influencing the processing time. The first factor is the amount of nodes in the netlist which have to be created. The second factor is the number of connections in the circuit. There exists a correlation between the number of nodes and the number of connections as more nodes allow more possible interconnections. The algorithm of creating the structure follows the simulator algorithm for computing cycles. Input nodes are created first and the connections lead the way through the whole circuit until all nodes are created.
B. Use Case Based Evaluation
The goal of this evaluation is to find out if the defined goal were met, to discuss advantages and disadvantages of the approaches and to point out what kind of development could be done in the future. For the usability evaluation a think aloud test was created which was performed with potential end users. The test was created during the design phase and a list of tasks was defined in III. Each of the testers was asked to complete the tasks and to say everything they do and think about the application out loudly.
Opening the file using the hot key and using the button the main group was found by all users very quickly. Dragging around nodes and arranging them as desired was also done by all users intuitively. Highlighting a node and all connected nodes was not found by all users initially. Two users tried to find this function in the tool bar on the left side, which allows to add new nodes into the circuit. After the function was not found on the tool bar the users tried to right click a node and find the function. The comments on this function were that it is easier to see the connections as they are shown above nodes, which are not connected to the highlighted one.
The task of searching for a sub string which is included in some of the names was found after searching by all users. No user used the hot key but tried to find the search function in the menus. The function was not found at first sight and it was commented that the naming of the function in the menus was not the name they expected. Another name of the function and a better placement would help to find it faster.
The simulation was started by all users without problems. Each user clicked the Start button before the Next button was used. The low and high values of the connection were recognized as such but the undefined status was not. A user proposed to include a legend into the simulation tool bar which explains the coloring and the width changes of the wired connections.
V. CONCLUSIONS & FUTURE WORK
This paper presented the development of a graphical user interface which is part of Odin II in order to support the exploration of netlist files, which describe the hardware architecture and the boolean circuit which was created for an FPGA device. The paper provided an introduction into the field of research in FPGAs as well as presented the tools of the workflow it is part of and their functionality. Improvement of the workflow as well as the development of the GUI, which is described in this paper, is still an ongoing process.
Using the visual simulation the visualization software can be used not only for exploration but also for evaluation and verification purposes. Developers working on the VTR CAD flow have successfully used this tool to support their development and find several difficult errors in the compilation and partial mapping stages of Odin-II. The usability of the application was improved by adding comfort functions such as highlight all connections or a search function which allows to find nodes using a sub string of its name. Also shapes of simple logical functions were added into the simulation, which allows developers to see the structure of the visualized circuit without zooming in to see the name of the node. The evaluation shows, that the basic structures and functionalities exist, but there is still work to do in order to provide a tool which can be used by developers for exploration purposes.
The future development of the application will improve comfort functions of the applications as well as direct the missing points, which were found during the evaluation. Unstructured BLIF files, which does not contain any placement and routing information can be visualized at the moment. The main focus of this report was to visualize the BLIF files which are created by Odin II. Odin II is the first step in the workflow. Optimized BLIF files that are produced by ABC as a second step of the workflow are also capable of being visualized and simulated. Future work includes later stages of the CAD flow. These files contain placement and routing information that could be used to create a virtual representation of the whole FPGA device.
The arrangement of unstructured circuits is computed using the input/output structure of the circuit. In order to improve the readablity of the circuit the module structure can be considered in arrangement. This would create a hierarchical view of the structure represented by the netlist. Having a hierarchial view of the netlist will provide improved visualization by offering zoom in/out functionality based on modules.
Power consumption based on activity estimation is part of the VTR CAD flow. Using the simulation, activity of outputs can be estimated to compute three statistical values which are required for activity estimation: static probability, switching probability and switching activity. Using these values, power consumption can be approximated and visualized in the graph. Hotspots in the circuit can be found by developers and causes addressed and considered in future development of the workflow.
All stages of the VTR workflow will be added to the visualization in order to explore the changing structure during all stages in the workflow. This allows developers to back track hotspots or other structures, which are not desired. Once the source of this development is found the tool can be improved to address this issue. Being able to visualize the circuit after placement and routing by VTR timing on the FPGA device can be computed and metrics such as longest route can be determined and visualized.
